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ABSTRACT 
T h i s  document descr ibes  an improved high-voltage stepping supply, Reference 
1, for  space  instrumentation where  low power consumption and f a s t  set t l ing t i m e  
between s t e p s  a r e  required.  T h e  supply was  designed to d r ive  the electrostat ic  
ana lyzers  in the High and Low Altitude P l a s m a  Experiments  aboard the Dynamic 
Explore rs  which a r e  scheduled f o r  launch in 1980. 
The high-voltage stepping supply, utilizing an average power of 750 mil l iwat ts ,  
de l ivers  a pa i r  of m i r r o r  images with 64 level logar i t lmic  outputs. It  c o v e r s  a 
four  decade range of *2500 to h0.28 vol ts  having a n  output stability of h0.5 percent  
o r  520 millivolts f o r  a11 line load and Cemperature variations. The supply pro- 
vides a typical s tep  set t l ing t ime  of 1 lnillisecond with 100 microseconds for  the 
lowel- two decades. 
The  versa t i l e  design fea tures  of the high-voltage stepping supply provides a 
quick response s t a i r c a s e  generator  a s  described o r  a fixed voltage with the option 
to change levels a s  required over  l a rge  dynamic ranges  without c i rcu i t  modifica- 
tions. The concept c a n  be implemented up to *5GSO volts.  With these design fea- 
t u r e s ,  the high-voltage stepping supply should find numerous applications wl~er..! 
charged part ic le  detection, electro-optical s y s t e m s ,  and high voltage scientific 
instruments  a r e  used. 
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INTRODUCTION 
The design of low po\irer, high voltage supplies usually consists of an alnplitude 
lnnodulated high frequency tuned oscillator in conjunction with a voltage multiplier 
imd filter to raise the  ailable able voltage to tlie d s i r e d  output level. This type of 
circuit arrangement does not nneet the design go:\ls when a fnst response time i s  
required a s  the output voltage response time i s  prolonged by the time constant 
associfltcd with the voltage multiplier-filter capacitor :rnd lo:~d. To col~lpeiisato 
for the fast response time, either or both the capacitor value and tlie load resist-  
ance ln~ust be reduced, but a reduction in resistance leads to a large increase in 
input power while a smaller capacitor value results in a large ripplo voltage; o r  if 
operated at higher Iroquencies, t l ~ e  ripple voltage ilnproves but the efficiency i s  
reduced. To minimize thd response time withotit increasing tlie input power o r  
output ripple voltage, the high-voltage stepping supply uses an active high-voltage 
sliunt regulator at the high-voltage output. 
To nleet the design goals of the four decade dynanic ratige, two innovative circuits 
are  used. One circuit uses the 6 bit to 32 step decoder wl~ich requires onljr 12 
scaling resistors rather than tlie 32 in a conventional design. The ot l~er  circuit 
has two complementary amplifier cliannels with each channel producing one-half 
of the 64 step staircase w:lveform; eclch channel i s  "gated" on at the :ippropriate 
time to produce a complete stilircase voltage at the output. 
The high-voltage stepping supply is  equipped \vitIi n self contained lo\\? voltage 
source for thc internal circuits, ovcrlo;ld alnd over voltngc protection circuit, 
and two output vul?:ige monitor circuits. The supply, iuc luding the supply housing, 
~ ~ ~ e i g h s  1-1/2 pounrls mnd occripies n volume of approximately 63-cubic inches. 
SYSTEM DESCIZIPTION 
'rhc stepping supply hinctionnl block dingr:inl, Figure 1, ccii~sists of thc follo~ving 
~units. 
6 bit to 32 step logaritlunic staircase ge!nerator j t \ ~ o  consecutive 32 steps 
per cycle) 
Reference voltage source 
Sigual processor 
8 Oscillator, modulator, and pilrallel c11ar:gc n~ultiplicrs 
High voltage dc sliuiit regulators 
OPERATION 
SLY BIT TO 32 STEP LOGARPTHMIC STAIRCASE GENERATOR 
Tile 6 bit to 32-step logarithmic staircase generator, Figure 2 ,  accepts the 6 bit 
binary inp~tt commands a t  the basic clock ra te  of 64 s teps  per second (15.6 nls step 
dwell time). Each bit is  passed through a buffer stage (Q1 thru Q,) and an inverter 
logic IC-1 (CD4049A). The three most significant bits (MSB) interface with the 
multiplexer IC-2 (CD405 1A). The other three least significant bits (LSB) a r e  
l e ~ ~ e l  shifted by Q,, Q ,  and Q,. Thus for the LSB, a logic "Itt i s  zero volt and a 
logic "0" is -10 volts. The level sllifters a re  necessary to interface with the multi-- 
pleser IC-3 (CD4051A) a s  tile switches a re  connected to the negative potential. 
The two multiplexers, IC-2 and IC-3, combined with amplifier A, and the 12 re- 
sistor matrix, constitute a rnultigain summing amplifier, with resistors R,  a s  the 
feedback resistor and R i n  a s  the input resistor.  Each switch in the n~ultiplexers 
i s  selectively turned on by the 6 bit input code. Thus for any step, the amplifier 
A, output voltage El can be written as: 
Where: 
E, = the output voltage of A, 
It, = feedback resistance selected by LSB code 
Iti,, = input resistance selected by MSB code 
Vr = reference voltage, 7.50 volts 
The circuitry provides 32 logarithmically scaled voltage levels at tile output E l .  
Each level is determined by two discrete switch closures. The MSB code closes 
a discrete switch in IC-2 and the LSB code closes another discrete switch in IC-3. 
Accordingly, one scaling r e ~ i s t o r  of four i s  chosen for R,,, and one scaling re- 
sistor of eight is  chosen for R E .  The total number of combinations available is 
32. Since the basic clock rate i s  64 steps per second, the logarithmic staircase 
will be generated twice per second. The resistive scale factors a r e  chosen to 
cover two decades of voltage over the 32 levels. Table 1 shows amplifier A, 
output E, vs input cor~~mand code and the corresponding scaling resistors.  
Table 1 
Six Bit to 32 Step Voltage levels and Scaling Resistors Versus Command Code 
*"X" denotes a "don't care  bit." 
I- 
NO. 
1 
2O 
3 
4 
5 
6 
7 
8 
9 
10 
I1 
12 
13 
14 
15 
16 
Code* 
XOOOOO 
XOOOOl 
XOOOlO 
XOOOll 
XOOlOO 
XOOlOl 
XOOllO 
XOOlll 
XOlOOO 
XOlOOl 
XOlOlO 
XOlOll 
XOllOO 
XOllOl 
XOlllO 
X O l l l l  
E l  
-7.500 
-6.435 
-5.625 
-4.872 
-4.218 
-3.654 
-3.165 
-2.739 
-2.374 
-2.056 
-1.781 
-1.542 
-1.336 
-1.157 
-1.002 
-0.8679 
- 
Ri n 
lOOM 
!.OOK 
lOOK 
lOOK 
lOOK 
lOOK 
lOOK 
lOOK 
316K 
316K 
316K 
316K 
316K 
316K 
316K 
316K 
R f 
100KO 
86.6K 
75.OK 
64.9K 
56.2K 
48.7K 
42.2K 
36.5K 
lOOK 
86.6K 
75.OK 
64.9K 
56.2K 
48.7K 
42.2K 
36.5K 
NO. 
17 
18 
19 
20 
21 
22 
23 
24 
25 
26 
2 7 
2 8 
2 9 
30 
31 
32 
Code* 
XlOOOO 
XlOOOl 
XlOOlO 
XlOOll 
XlOlOO 
Xl9lOl  
XlOllO 
X l O l l l  
XllOOO 
XllOOl 
XllOlO 
X l l O l l  
XlllOG 
X l l l O l  
X l l l l O  
X l l l l l  
I 
El 
-0.7500 
-0.6495 
-0.5625 
-0.4872 
-0.4218 
-9.3654 
-0.3165 
-0.2739 
-0.2374 
-0.2056 
-0.i781 
-0.1542 
-0.1336 
-0.1157 
-0.1002 
-0.0868 
'in 
1M 
1M 
1M 
1M 
1M 
1M 
1M 
1M 
3.16M 
3.16M 
3.16M 
3.16M 
3.16M 
3.16M 
3.16M 
3.16M 
R f 
lOOK 
86.6K 
75.OK 
64.9K 
56.2K 
48.7K 
42.2K 
36.5K 1 
lOOK 
86.6K 
75.OK 
64.9K 
56.2K 
48.7K 
42.2K 
36.5K 
12EFL:RENCE VOLTAGE SOURCE 
The reference voltage Vt , Figure 2 ,  for the st:iircase generator i s  obtained from 
t\vo stable G.S volts, temperature-compensated zeller diodes, Dl and D,. The 
field effect transistor FET (Qlo) i s  employed to furnish a constant current source 
to the two diodes. Resistors 11, and R, scale the Zener voltage to exactly 7.50 volts. 
Amplifier A, serves a s  the buffer for the low source impedance to the load. 
SIGNAL PROCESSOR 
The signal processor,  Figure 3 ,  ltas four basic functions. 
1. to condition staircase waveform E, s o  that the proper polarity and format 
sequence are  provided at V, and V,, 
2, to anlplify and deliver a pair of mirror  image staircase voltages at +LV and 
- L V  
3. to compensate for the temperature and traclting e r r o r  of each nlirror image 
voltage 
4. to nlte~.nately select each of the t~vo anlplifier channel voltages which produce 
+V, and -Vo outputs. 
A s  shown in Figures 2 and 3 ,  the 32 level staircasc E l  waveform is applied to 
ench of the two se ts  of anlplifiers. One set ,  cor~sists of two inverting unity gain 
ainplifiers A ,  and A , .  When the 2' bit logic is  "Zero," anlplifiers A, and A, 
produce a pair ok inirror image staircnse voltages V, and V,, , refer to Figure 4 ,  
to se t  the highest two decade voltage outputs in thc first half cycle of the total 
staircase waveform. However, when the 25 bit logic i s  "One" during the second 
hall' cycle of the total staircase waveform, the voltage E l  is hloclted from going 
through the amplifiers. The voltage at V,, beconles slightly positive while the 
voltage a t  Vt, beconles slightly negative. 
V,, i s  used to clynaillically control the positive shunt regulator to provide the regu- 
lation output +V, d u r ~ n g  this half cycle (steps 1-32). V, i s  also co~npared with 
the feedback voltage fro111 the multiplier staclc output +HV. The difference i s  the 
e r r o r  voltage and i s  ainplified to control the +MV level via the modulate;. 
V,, , the mirror image of V,. , controls the negative shunt regulator output -V, dur- 
ing the same first  half cycle to provide the regulated output -Vo . 
The s~col id  ainplifier set  i s  used to provide thc logaritlin~ically scaled voltage 
levels diiring tlie second half cycle (step 33-64). It consists of amplifier A 3  
(gain = -3.33) and amplifier A4 (gain = -1) and a teniperature conlpensation net- 
work R - Dl ,  refer to Figure 3. 
The staircase outputs, +LV from aiiiplifier A, and the nlirror ilnage -LV from 
alllplifier A 4 ,  refer to Figure 4,  a r e  used directly a s  outputs +Vo and -Vo re- 
spectively during the second hilf cycle, (steps 33-64). Actually these oiltputs a re  
connected to +V, and -Vo by means of the high voltage steering diodes, Dl, and 
D,,, refer to Figure 6. During the first  half cycle (steps 1-32), when the highest 
two decades of output levels are  regulated by tlie high voltage shunt regulators, 
both of these diodes (Dl, and D,,) a re  reverse biased since *LV outputs never 
exceed *Vo . 
During tlie second half cycle, tlie slight positive voltnge on V, i s  sufficient to cut 
off the parallel charge ~x~ultipliers; therefore no voltage is generated a t  either 
+EIV o r  -I-IV output terminals. This allows tlie two steering diodes Ill, a id  D2, 
in Figure 6 to conduct, providing the lower two decade outputs to +Vo a id  -Vo. 
The voltage drop across each diode i s  conlpensated by an equal oifset diode (Dl) 
voltage (V,,) to the amplifier A, input in Figure 3. Diode Dl i s  s i a i l a r  to the 
steering diodes, iuid resistor R, provides the necessary compensatiog current. 
'rhe equations for defining the outputs: V,, V,, +LV a~id  -LV in Figure 3 are: 
Fi rs t  half cycle (steps 1-32) 
V,, = (-1) El (3) 
Second half cycle (steps 33-64) 
----- 
V, = (-1) (-1) ("1") = positive voltage greater @I 
than 1 volt 
V,, = (-1) ("1") = negative voltage greater (7) 
than 1 volt 
Notes: 
E,  :~nd V,, are alwaj~s negative 
("1") cleilotes z 5  bit logic MO~~e" .  It is  always greater than E in magnitude 
and positive. 
Using -7.5 volts a s  the maximiun voltage for El (steps 1 o r  33), t11c follo~i~ing 
\roltages yield. 
Fi rs t  half-cycle, step 1 
(From ecl. 2) V,, = -7.5 volts 
(Froin eq. 3) V,, = +7.5 volts 
(From eq. 4) -*LV = 25 + 3 = 2s ~lol ts  (assiune V,, = -3 volts) 
(17rom eq. 5) -LV = -28 volts 
Second Imlf-cycle, step 33 
(From eq. G )  V, = positive voltage greater tllnn 1 volt 
(From cq. 7) V,, = negative voltage greater than 1 volt 
(I'rom eq. 8) +LV = 25 + 3 = 28 volts (:~ssitme V,, = -3 volts) 
(From ecl. 9) -LV = -28 volts 
Tile 60 I<hz siricirrnve oscillator, Figure 5 ,  corlsists of transistors Q1 atlct Q,, 
intluctor I, ,, and transformel* T, , refer to Reference 2. The operatit~g freqtrency 
is t1eten;lined by the secondary inductance arid sltunt capacitance C,. 111ductoi' 
I , ,  Iteeps tlic current Il~rough it fairly constnltt a t  all times, reducing sharp cur- 
rent sptltes \r.I~eti 1l1e transistor i s  turned on and tninjlnizing conducted radiated 
EM1 lo 11e:ii.b.~ circuits. 
The pealr priinary voltage ( 7 r / 2  times V,,) i s  57 percent higher than the standard 
Hartley o r  Colpitts oscillators. When V,, equals 24 volts and the transforlner T1 
step-up ratio i s  3 ,  the secondary peak output voltage of 226 volts i s  realized. 
MODULATOR 
The diode inodulator is a fill1 wave diode bridge (Dl thru D,), Figui,e 5. The 
bridge circuit i s  connected in ser ies  with transforlner T2 primary, with tran- 
sistors Q, and Q4 acting a s  the variable load across tlie bridge arms. Tran- 
sistors Q, and Q4 are in parallel to share the worst case lop4 dissipation condition. 
The oscillator output f?om the step up T1 secondary winding i s  divided between 
the load and transformer T,. The voltage across the secondary windinb i s  again 
stepped up to produce about 1 kV peak-to-peak. Transformer T2 i s  tuned tn the 
sanle freclriency a s  the oscillator frequency with capacitor C, so  the lninir~lurn 
reactive load i s  reflected to the oscillator and nlodulator circuitry. 
PARALIJEL CHARGE MULTIPI,IERS 
The relatively high ac voltage (approx. 1000 Vpp) fro111 transformer T, secondary 
i s  fed into two sets of lnultiplier stacks, Figure 5. One set  generztes a positive 
high-v~ltage staircase at +HV and the ot;her se t  produces a negative-high voltage 
staircase at -HV. Each stack, co~nposed of 6 diodes and 6 capacitors, i s  connected 
in a parallel-charge configuration rather than in a series-charge corrfigi~~ation a s  
in the Cockcraft-Walton multiplier. 
The parallel-charge configuration is  inore efficient when several voltage multi- 
plier stages a re  used. The trade-off i s  the a.c. capacitor pealr inverse voltage 
must be N-ti~nes larger in the N-th stage of the multiplier. 
The positive high-voltage +HV and negative high-voltage -I-IV a re  the result of 
the rectified inultiplier stack voltages. Their lnagnitude i s  dictated by the inputs 
to the sumaling a~nplifier  A,,  Figure 5 ,  nemely llie staircase waveform Vp and 
the fixed offset voltage, As each step advances, the staircase wavefornl at V, 
immedintely introduces an e r ro r  signal to the amplifier A, input. The amplified 
e r r o r  signal drives the base terminal of the two parallel transistors, Q, and Q,, 
connected across the diode bridge. This drive signal determines tlie available 
collector to einitter resistance across the diode bridge. Sincc the oscillator sig- 
nal i s  shared between the diode bridge and the prilnary winding of triulsfornler 
T, only that portion across T, i s  stepped up and multiplied. The multiplier out- 
put voltage +I-IV :tdjusts accordingly until tlie feedback current thl.ough resistor 
R,  cancels the e r r o r  signal that has been generated by the V, staircase waveform. 
Thus, s~unming amplifier A, con~bined with the diode modulator and the parallel 
charge multiplier, Figurc 5 ,  may be considered a s  an operational amplifier with 
:I gain eqiial lo: 
R,,, = 301IC 
R,, = 3.3 PI (offset input resista..:e) 
V, = 3 volts (offset voltage) 
A s  mentioned earlier  V, in  step 1 is -7.50 volts, substituting this voltage in 
ecluation 10 yields +HV equal to 2840 volts. This is the n~axin~urn voltage de- 
velo~~ecl :rt I IIV, wit11 tlie salne negative voltage occurring simultaneously :it the 
-11V termina 1. 
Nor~.nally, the '11V and -1IV outputs can be usecl a s  the final output voltage for 
tlle external load if the step time is at least several times larger than the trtun- 
sient time. Tlle t~ans icn t  ime is the r ise  or fall time of the RC time constant 
ol thc multiplier staclc ~ ~ s e d  and is typically about 20 n~illiseconds. When the 
step time is small, a s  in this application (1S.G ms/step), several alternatives 
can be usci  to meet the requirement, for example. 
Reduce the Load Resistance 
Assuming that the equivnlr nt capacitance of the multiplier staclc i s  1000pF, to 
obtain a tima constant ol I millisecond a 10%1nm resistor must be used fro111 
Cllc +IIV output to gl-oimd. The 10"o:lm resistor will dissipate 6.25 \\ratts of 
power a t  +IIV ~vhen the +IIV equals 2500 volts. A similar resistor must be usecl 
bcl\vcen the  -IIV oiitptit and ground wliich dissipates an additional 6.25 watts. 
Decrease the Multiplier Capacitance 
Assulning the load resistance i s  108 ohnls, to lceep the power dissipation to a 
reasonable level for the same time constant of 1 inillisecond it would require 
the equivalent capacitance on the nlultiplier to be no larger than 10  pF. A multi- 
plier stack with such sinall capacitors in the chain would be inefficient with a 
large ripple voltage that may exceed the magnitude of the step voltage itself. 
Although the ripple voltage may be reduced if the oscillator frequency i s  near 
one MHz, but operating at this frequerlcy would create many new problems such 
as: diode leakage in the multiplier, R F  shielding, and excessive core loss in the 
transformer, etc. 
Add an Active Circuit to the Load 
By adding a dynamic dc shunt regulatcr to the lmd ,  the low resistance shunt 
n~ould disdharge the excessive charge during transition times but then would act 
a s  a vesy lliglt resistance during the steady state condition. This shunt regulator 
i s  described in the following section. 
HIGH-VOLTAGE DC SHUKT ItEGULATOR 
The use of two sl~unt regulators, one to regulate the positive voltagc output from 
*HV and the other to regu!ate the negative voltage output from -HV,  a re  coupled 
t11roug;h isolation resistors R,, a s  shown in Figure 6. The resistors allow the 
regulated outputs +V, and -Vo to traclc the input waveform V, faitllfullj? with a 
fixed gain; Figure 7 shows the improve~ements to these waveforms. The transition 
time between steps of the +HV maveforln i s  measured to be about 20 milliseconds. 
For high-level stcps, the shunt regulator output bV, i s  less  than 1 millisecond. 
For low-level steps, the transition tiine for both +LV and i Vo a r e  approxin~ately 
100 n~icroscoonds. 
Operation of the D ' Shunt Regulator 
---
Amplific?~ r i I ,  Figurc 6,  receives waveform V, via input Ri connected between 
V, and the virtual ground input. It also yeceives the stepping supply output +V, 
a s  a leedbaclc signal via resistor R,. The shunt regillator and amplifier Al , 
when combined, have a negative overall gain determined by the ratio of It2 to R1.  
The voltage +V, is  then 
C o m p a r ~  equation 11 mith equation 10; (IHV) - (+Vo) = 0.1 Vo + 100 o r  the dif- 
fei*ence of 100 volts plus 10 percent of tlie output voltage. The difference is tlie 
drop across the resistor Rd ~vliicli provides a margin of regulation for the : nunt 
regulator. 
Because of the relatively high inaxil.?um voltage (2500 volts) appearing at +T< 
and the linlited brealtdo\vn voltage of available solid-state devices, the shunt 
regulator, Reference 3,  i s  conlposed of 9 stages connected in a totem pole coti- 
figuration. The N P N  transistors (Q, to Q,) a r e  rated at 400 volts, and the Zener 
diodes (Dl to D,) a re  rated a t  300 volts, This arrangement pc:mits tlie voltage 
+Yo to be divided across tlie 9 transistors. 
Eacli shunting Zener diode linlits the voltage across i t s  companion collector to 
emitter jiu~ction to about 300 \7olts. The emitter and base of each transistor a r e  
connected by a separate resistor for shunting transistor leakage current in a 
conventional manner. All bases a re  coupled to amplifier A ,  output via separate 
hig1.-voltage diodes (D ,, to Dl , )  in ser ies  mith current linliting resistors (l\ t o  
R,,j. These diocies a r e  reverse biased whenever their connecting base-to-emitter 
junction resid-s a t  300 ~ o l t s  o r  greater. Amplifier A, output can drive each base 
(Ql to Q,), one at a time, into active linear conduction. If tlie base is overdriven, 
the transistor saturates and pulls tlie next ser ies  transistor into conduction. 
7'11e composite shunt regulator is  variably driven into conduction by the output 
of amplifier A ,  to a voltage at terminal +Vo, refer to equation 11. Current con- 
rlucts from +I-IV, through dropping resistor R,, into tlie shunt regulator. This 
current .it +Vo pnsscs through all zeiier diodes whose companion transistors a r e  
biased off. It then passes through tlie transistors to the -10 volt return. For 
tliscussion purposes, it i s  assumed that the Zener diodes have a breakdown volt- 
age of 300 volts and tl,at the instantaneous voltage of +Vo i s  1400 volts. Starting 
f1-0111 terlninal +VO, tlie first four Zener diodes (Dl to D4) are in conduction and 
provide a voltage across diodes Dl to D4 of 1200 volts. The remaining diodes 
(D5 to D9) and the first four transistors (Q1 to Q4) a re  'it cutoff. The conduction 
path then passes through the fifth until the ninth transistor (Q5 to Q9). Q5 i s  
d)natnicallp controlled by the output of ait~plifier A, s o  that it lias a collector- 
emitter voltage drop of approximately 200 volts. Transistors QG to Q9 are  satu- 
rater1 and have a voltage drop approaching zero volts ~n'oducing tlie 1400 volts 
fronl tcrminal +Vo to ground. The first  four transistors (Q1 to Q,) a r e  main- 
t.!i~w:l at cutoff because tlie emitter voltage established by the first  four zeuer 
ri:.?tics are  higllcr than thc small base voltage established by amplifier A ,. 
'I'::IIs for any instantaneous voltage +Vo, not more than one of tlic t iansistors is 
tlynan~icallv ::onlrolled by amplifier A , ,  All transistors above the controlled 
transistor arc  at cutoff and tlie I-ransistors below the controlled transistor arc 
saturated. Each transistor assumes control in different adjoining 300-volt ranges, 
vhereby transistor Q1 dynanlically controls +Vo between zero and 300 volts, tran-- 
sistor Q2 dynamically controls +Vo between 300 volts and 600 volts, and so forth. 
The shunt regulator i s  returned io  a -10 volt source rather than to ground in order 
to enable the low gain anlplifier output +LV to pass through the steering diode D,, 
to the output +Vo ,  when +Vo i s  less than 25 volts. A s  mentioned before, when the 
output +Vo i s  between the range 2500 volts and 25 volts, i t  obtains i ts  voltage from 
the parallel charge multiplier output +HV tlirough the dropping resistor R,. \\'hen 
i t  is in the 25 volt o r  less range, it obtains i t s  voltage froln the low gain amplifier 
output +LV through the steering diode D ,, . The control for this process is  a logic 
"013" function. The inputs to the "OR" a r e  +IIV <and +LV and the output i s  the +Vo 
voltage. For the MSB range, a staircase voltage at E ,  (Figure 1) i s  amplified by 
a gain of -333 to become +IT, by controlling the parallel charge multiplie~. voltage 
+HV and the dc shunt regulator gain. For  the LSB rar _se this amplification gain 
i s  only -3.33 by controlling the low-gain amplifier. Tlierefo~.e, E ,  = -7.5 volts, 
+Vo would be 2500 volts via the high channel and +25 volts via the low gain chan- 
nel. The LSB range covers the second half cycle (steps 33 to 64) of the 64 stop 
cycle. Iluring this period, the +Vo output is  obtained via the low gain channel and 
i s  equal to: 
+\: = +LV - steering diode drop (12) 
Also during this period all the transistors in the shiu~t regulator a r e  s:lturated on 
and the diode ~nodulator i s  turned off, effectively blocking ;IIIJ~ voltage build up at 
+IIIr. This condition i s  created by the 2" bit that causes a slight positive voltage 
a t  V p .  Tlle s l ~ i ~ n t  regulator i s  dormant dulving this period with a passive load fro111 
+V, to -10 volts of 100 kilohms. 
Thc negativc voltage shunt regulator operates similar to the positive voltnge shunt 
rcgulator. There a re  t~vo additional circuits used in the negative voltage rcgulator 
to bring i ts  voltage -Vo esactly equal to, but opposite in polarity from the +Vo 
voltage. Onc is the "BAL. ADJ." trimming r e s i s t ~ r  coupled to the input of the 
ruuplifier A, in Figure 6 ;  this adjustment is for the high gain channel. Tllc other 
i s  thc low gain adjust (LGA) resistor network coupled to the illput of amplifier A , ,  
Figure 3,  to adjust for the low gain channel oi~tput. This slight difference in vo't- 
age bet\veen tile t\v.> outputs i s  due to component tolerance e r r o r  in each channel. 
A to be determined (TbD) capacitor across  R, in the feedback loop of each shunt 
regulator i s  used to adjust for critical damping in the operational amplifier loop. 
Althougl~ t . 1 ~  high-voltage stepping supply described in this docuineill pertains t o  
step-tlo\vn staircase volt:zges, a step-up staircase voltiige may be constructed 
using 'llc s:me design princ:ulcs. Ott~e:. voltage combinations, sucli :IS Itrr\.ii~g 
a step-up :u~d step-do\vn \roltage ssupply, can ; ~ l s o  be obi:~ined. 
Tllc nulllor r\,ishes lo tllalllc Alr. John L. IVestronl, GSFC Code 711, for helpful 
suggestions ;iucl coll~~lleilts :uxd for tlre assistance of M r .  Uennctli AI. Yott~ig, 
GSFC Code 711, \vbo built and Ilelped test the wi t s ;  in addition, I ii9ish to tli:u~l; 
Nrs .  'I'hc\\ma hI. Young for typiilg ~lssistance. 
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